PATENT

WHAT IS CLAIMED IS:

1 Sub

3

4

5

6

7

]9

10

15

16 .

17

18

19

1. A data processor comprising:

an instruction execution pipeline comprising:

a read stage;

write stage; and

a first execution stage comprising E execution units capable of producing data results from data operands;

a register file comprising a plurality of data registers, each of said data registers capable of being read by said read stage of said instruction pipeline via at least one of R read ports of said register file and each of said data registers capable of being written by said write stage of said instruction pipeline via at least one of W write ports of said register file; and

bypass circuitry capable of receiving data results from output channels of source devices in at least one of said write stage and said first execution stage, said bypass circuitry comprising a first plurality of bypass tristate line drivers having input channels coupled to first output channels of a first plurality of said source devices and tristate output channels coupled to a first common read data channel in said read stage.

4

- 2. The data processor as set forth in Claim 1 wherein said bypass circuitry further comprises a second plurality of bypass tristate line drivers having input channels coupled to said first output channels of said first plurality of said source devices and tristate output channels coupled to a second common read data channel in said read stage.
 - 3. The data processor as set forth in Claim 2 further comprising a first register file tristate line driver having an input channel coupled to a first one of said R read ports and an output channel coupled to said first common read data channel in said read stage.
 - 4. The data processor as set forth in Claim 3 further comprising a second register file tristate line driver having an input channel coupled to a second one of said R read ports and an output channel coupled to said second common read data channel in said read stage.

1

2

3

4

5

2

H. H. M. M. H. H. H.

%]

1

2

3

- 5. The data processor as set forth in Claim 4 further comprising a first multiplexer having a first input channel coupled to said first common read data channel and an output channel coupled to a first operand channel of a first execution unit in said first execution stage.
 - 6. The data processor as set forth in Claim 5 further comprising a second multiplexer having a first input channel coupled to said second common read data channel and an output channel coupled to a second operand channel of said first execution unit in said first execution stage.
 - 7. The data processor as set forth in Claim 6 wherein said bypass circuitry comprises a first bypass channel coupling an output channel of said first execution unit to a second input channel of said first multiplexer.
- 8. The data processor as set forth in Claim 7 wherein said first bypass channel couples said output channel of said first execution unit to a second input channel of said second multiplexer.

₁}\

- 9. The data processor as set forth in Claim 8 wherein said bypass circuitry further comprises a second bypass channel coupling an output channel of a second execution unit in said first execution stage to a third input channel of said first multiplexer.
- 10. The data processor as set forth in Claim 9 wherein said second bypass channel couples said output channel of said second execution unit to a third input channel of said second multiplexer.

PATENT

ATTY. DOCKET NO. 00-BN-055

12	11. A processing system comprising:
2	a data processor;
3	a memory coupled to said data processor; and
4	a plurality of memory-mapped peripheral circuits coupled
5	to said data processor for performing selected functions in
6	association with said data processor, wherein said data processor
7	comprises:
8	an instruction execution pipeline comprising:
[] [9	a\read stage;
1.0 1.0	a write stage; and
- 1 1,1 1,1	a first execution stage comprising E execution
1-2	units capable of producing data results from data
# 1 =3	operands;
14	a register file comprising a plurality of data
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	registers, each of said data registers capable of being read
16	by said read stage of said instruction pipeline via at least
17	one of R read ports of said γ register file and each of said
18	data registers capable of being written by said write stage of
19	said instruction pipeline via at least one of W write ports of
20	said register file; and
21	bypass circuitry capable of receiving data results
22	from output channels of source devices in at least one of said

PATENT

1

4

₹5 # #6

2

3

4

5

write stage and said first execution stage, said bypass circuitry comprising a first plurality of bypass tristate line drivers having input channels coupled to first output channels of a first plurality of said source devices and tristate output channels coupled to a first common read data channel in said read stage.

- The processing system as set forth in Claim 11 wherein said bypass circuitry further comprises a second plurality of bypass tristate line drivers having input channels coupled to said first output channels of said first plurality of said source devices and tristate output channels coupled to a second common read data channel in said read stage.
- 13. The processing system as set forth in Claim 12 further comprising a first register file tristate line driver having an input channel coupled to a first one of said R read ports and an output channel coupled to said first common read data channel in said read stage.

٠4

- 14. The processing system as set forth in Claim 13 further
 comprising a second register file tristate line driver having an
 input channel coupled to a second one of said R read ports and an
 output channel coupled to said second common read data channel in
 said read stage.
 - 15. The processing system as set forth in Claim 14 further comprising a first multiplexer having a first input channel coupled to said first common read data channel and an output channel coupled to a first operand channel of a first execution unit in said first execution stage.
 - 16. The processing system as set forth in Claim 15 further comprising a second multiplexer having a first input channel coupled to said second common read data channel and an output channel coupled to a second operand channel of said first execution unit in said first execution stage.

3 4 1 2 3 [4 4 ijÌ = 5 .1 F -2 13 =3 []] 4 I Blow [] 1 2

3

- 17. The processing system as set forth in Claim 16 wherein said bypass circuitry comprises a first bypass channel coupling an output channel of said first execution unit to a second input channel of said first multiplexer.
 - the processing system as set forth in Claim 17 wherein said first bypass channel couples said output channel of said first execution unit to a second input channel of said second multiplexer.
 - 19. The processing system as set forth in Claim 18 wherein said bypass circuitry further comprises a second bypass channel coupling an output channel of a second execution unit in said first execution stage to a third input channel of said first multiplexer.
 - 20. The processing system as set forth in Claim 19 wherein said second bypass channel couples said output channel of said second execution unit to a third input channel of said second multiplexer.